



501.23549CC4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Y. YAMAGUCHI et al.
Serial No.: 029,060
Filed: March 10, 1993
For: SEMICONDUCTOR MEMORY DEVICE
Group: 2511
Examiner: J. Popek

5/B
2/23/94
J. Popek
RECEIVED
FEB 23 1994
GROUP 2500

AMENDMENT

Honorable Commissioner of
Patents and Trademarks
Washington, D.C. 20231

February 4, 1994

Sir:

In response to the Office Action dated October 4, 1993, the period of response for which extension is requested by the attached petition for extension of time, please amend the above-identified application as follows:

IN THE CLAIMS

Please amend the claims as follows:

14. (Amended) In an address multiplex dynamic RAM having a plurality of memory cells and a plurality of operational modes, a circuit arrangement comprising:

a first external terminal for receiving a row address strobe signal;

a second external terminal for receiving a column address strobe signal;

52